
PIC16F62X
DS40300C-page 30
Preliminary
2003 Microchip Technology Inc.
FIGURE 5-1:
BLOCK DIAGRAM OF
RA0/AN0:RA1/AN1 PINS
FIGURE 5-2:
BLOCK DIAGRAM OF
RA2/VREF PIN
FIGURE 5-3:
BLOCK DIAGRAM OF THE RA3/AN3 PIN
Data
Bus
Q
D
Q
CK
WR
PORTA
WR
TRISA
Data Latch
TRIS Latch
RD
RD PORTA
Analog
I/O Pin
Q
D
Q
CK
Input Mode
D
Q
EN
To Comparator
Schmitt Trigger
Input Buffer
V
DD
V
SS
TRISA
Data
Bus
Q
D
Q
CK
WR
PORTA
WR
TRISA
Data Latch
TRIS Latch
RD
RD PORTA
Analog
RA2 Pin
Q
D
Q
CK
Input Mode
D
Q
EN
To Comparator
Schmitt Trigger
Input Buffer
V
ROE
V
REF
V
DD
V
SS
TRISA
Data
Bus
Q
D
Q
CK
WR
PORTA
WR
TRISA
Data Latch
TRIS Latch
RD
RD PORTA
Analog
RA3 Pin
Q
D
Q
CK
D
Q
EN
To Comparator
Schmitt Trigger
Input Buffer
Input Mode
Comparator Output
Comparator Mode = 110
1
0
V
DD
V
SS
TRISA